## REMARKS

Careful review and examination of the subject application are noted and appreciated.

## SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims may be found on page 7, lines 1-12. No new matter has been added.

## CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-16 under 35 U.S.C. §102)e) as being anticipated by Lin (U.S. Pub. No. 2003/0144828) has been obviated by amendment and should be withdrawn.

Lin discloses a hub array system and method (Title).

In contrast, claim 1 of the present invention provides an apparatus comprising an input circuit, a storage circuit and an output circuit. The input circuit may be configured to generate a plurality of data paths in response to an input data signal having a plurality of data items sequentially presented in a first order. The storage circuit may be configured to store each of the data paths in a respective shift register chain. The output circuit may be configured to generate an output data signal in response to each of the shift register chains. The output data signal may present the data items in a second order different from the first order. A first group of the shift register chains may be configured to

have a first delay and a second group of the shift register chains may be configured to have a second delay. Claims 9, 10, and 16 provide similar limitations. Lin does not disclose or suggest the first delay and the second delay, as presently claimed.

In particular, Lin discloses a delay at paragraph 249, line 4. However, this portion of Lin is silent regarding a first delay and a second delay, as presently claimed. At best, this portion of Lin discloses a single delay. Therefore, Lin does not disclose or suggest the claimed first delay and the second delay. The Applicants' representative did a quick search of the word "delay" in Lin and found that delay was also mentioned at paragraph 273, line 8. Similar to paragraph 249 of Lin, paragraph 273 of Lin at best discloses a single delay. Therefore, Lin does not disclose the first delay and the second delay, as presently claimed and the rejection should be withdrawn.

Claims 2-8, 11-15, and newly present claim 17 depend, either directly or indirectly, from claims 1, 9, 10, or 16 which are believed to be allowable.

As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative between the hours of 9 a.m. and 5 p.m. ET at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,

CHALSTOPHER P. MAIORANA, P.C.

Christopher P. Maiorana Registration No. 42,829

Dated: May 19, 2008

c/o David Smith LSI Corporation

Docket No.: 1496.00321 / 03-0686